

IPS022G/IPS024G

DUAL/QUAD FULLY PROTECTED POWER MOSFET SWITCH

Features

- Over temperature shutdown
- Over current shutdown
- Active clamp
- Low current & logic level input
- E.S.D protection


Description

The IPS022G/IPS024G are fully protected dual/quad low side SMART POWER MOSFETs respectively. They feature over-current, over-temperature, ESD protection and drain to source active clamp. These device combine a HEXFET POWER MOSFET and a gate driver. They offer full protection and high reliability required in harsh environments. The driver allows short switching times and provides efficient protection by turning OFF the power MOSFET when the temperature exceeds 165°C or when the drain current reaches 5A. These device restart once the input is cycled. The avalanche capability is significantly enhanced by the active clamp and covers most inductive load demagnetizations.


Product Summary

$R_{ds(on)}$	150mW (max)
V_{clamp}	50V
I_{shutdown}	5A
T_{shutdown}	165°C
$T_{\text{on}}/T_{\text{off}}$	1.5ms

Available Package



Typical Connection



Absolute Maximum Ratings

Absolute maximum ratings indicates sustained limits beyond which damage to the device may occur. All voltage parameters are referenced to SOURCE lead. ($T_{Ambient} = 25^\circ\text{C}$ unless otherwise specified). PCB mounting uses the standard footprint with 70 mm copper thickness.

Symbol	Parameter	Min.	Max.	Units	Test Conditions
V_{ds}	Maximum drain to source voltage	—	47	V	
V_{in}	Maximum input voltage	-0.3	7		
$I_{in, max}$	Maximum IN current	-10	+10	mA	
$I_{sd cont.}$	Diode max. continuous current ⁽¹⁾ (\triangleq I_{sd} mosfets, $r_{th}=125^\circ\text{C}/\text{W}$)	—	1.4	A	
	$I_{sd pulsed}$ Diode max. pulsed current ⁽¹⁾ (for ea. mosfet)	—	10		
	Maximum power dissipation ⁽¹⁾ (\triangleq P_d mosfets, $r_{th}=125^\circ\text{C}/\text{W}$)	—	1		
ESD1	Electrostatic discharge voltage (Human Body)	—	tbd	V	$C=100\text{pF}, R=1500\text{W},$
	Electrostatic discharge voltage (Machine Model)	—	tbd		$C=200\text{pF}, R=0\text{W},$
T_j max.	Max. storage & operating junction temp.	-40	+150	°C	

Thermal Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
Rth1 (2 mos on)	Thermal resistance with standard footprint (2 mosfets on)	—	100	125	°C/W	SOIC-8
Rth2 (1 mos on)	Thermal resistance with standard footprint (1 mosfet on)	—	127	—		
Rth3 (2 mos on)	Thermal resistance with 1" square footprint (2 mosfets on)	—	—	80		
Rth1 (4 mos on)	Thermal resistance with standard footprint (4 mosfets on)	—	75	—	°C/W	SOIC-16
Rth2 (1mos on)	Thermal resistance with standard footprint (1 mosfet on)	—	120	—		
Rth3 (4 mos on)	Thermal resistance with 1" square footprint (4 mosfets on)	—	60	—		

(1) Limited by junction temperature (pulsed current limited also by internal wiring)

Recommended Operating Conditions

These values are given for a quick design. For operation outside these conditions, please consult the application notes.

Symbol	Parameter	Min.	Max.	Units
V _{ds} (max)	Continuous drain to source voltage	—	35	
V _{IH}	High level input voltage	4	6	V
V _{IL}	Low level input voltage	0	0.5	
I _{ds}	Continuous drain current			
T _{tamb} =85°C	(TAmbient = 85°C, IN = 5V, r _{th} = 100°C/W, T _j = 85°C) IPS022G	—	1	A
	(TAmbient = 85°C, IN = 5V, r _{th} = 100°C/W, T _j = 125°C) IPS024G	—	0.7	
R _{in}	Recommended resistor in series with IN pin	0.5	5	k _W
T _{r-in} (max)	Max recommended rise time for IN signal (see fig. 2)	—	1	μS
F _r -I _{sc} ⁽²⁾	Max. frequency in short circuit condition (V _{cc} = 14V)	0	1	kHz

Static Electrical Characteristics

(T_j = 25°C unless otherwise specified.)

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
R _{d(on)} @T _j =25°C	ON state resistance T _j = 25°C	—	120	150		
R _{d(on)} @T _j =150°C	ON state resistance T _j = 150°C	—	190	260	mW	V _{in} = 5V, I _{ds} = 1A
I _{dss} @T _j =25°C	Drain to source leakage current	0	0.5	25	mA	V _{cc} = 14V, T _j = 25°C, V _{in} = 0V
V clamp 1	Drain to source clamp voltage 1	47	52	—		I _d = 20mA (see Fig.3 & 4)
V clamp 2	Drain to source clamp voltage 2	—	54	60		I _d =shutdown (see Fig.3 & 4)
V _{sd}	Body diode forward voltage	—	0.85	1		I _d = 2A, V _{in} = 0V
V _{in} clamp	IN to source clamp voltage	7	8.1	9.5	V	I _{in} = 1 mA
V _{th}	IN threshold voltage	1	1.6	2		I _d = 50mA
I _{in} , on	Input supply current (normal operation)	25	80	200	mA	V _{in} = 5V
I _{in} , off	Input supply current (protection mode)	50	130	250		V _{in} = 5V over-current triggered

Switching Electrical Characteristics

V_{cc} = 14V, Resistive Load = 10W, R_{input} = 50W, 100μsec pulse, T_j = 25°C, (unless otherwise specified).

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
T _{on}	Turn-on delay time	—	0.5	—		
T _r	Rise time	—	1	—		See figure 2
T _{rf}	Time to 130% final R _{d(on)}	—	6	—	μsec	
T _{off}	Turn-off delay time	—	2	—		
T _f	Fall time	—	1.3	—		See figure 2
Q _{in}	Total gate charge	—	3.3	—	nC	V _{in} = 5V


(2) Operations at higher switching frequencies is possible. See Appl. notes.

Protection Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
T _{sd}	Over temperature threshold	—	165	—	°C	See fig. 1
I _{sd}	Over current threshold	—	5	—	A	See fig. 1
V _{in,min,prot}	Minimum IN voltage for protection	—	3	—	V	
T _{reset}	Minimum time for protection reset	—	10	—	ms	V _{in} = 0V
EOI_OT	Short circuit energy (cf application note)	—	400	—	μJ	V _{cc} = 14V

Functional Block Diagram


All values are typical




Lead Assignments

<p>D1 D1 D2 D2 S1 In1 S2 In2</p> <p>8 Lead SOIC (Dual)</p>	<p>D1 D1 D2 D2 D3 D3 D4 D4 S1 I1 S2 I2 S3 I3 S4 I4</p> <p>16 Lead SOIC (Quad)</p>
IPS022G	IPS024G

Case Outline - 8 Lead SOIC



Case Outline - 16 Lead SOIC (narrow body)






Figure 1 - Timing diagram




Figure 2 - IN rise time & switching time definitions




Figure 3 - Active clamp waveforms




Figure 4 - Active clamp test circuit

All curves are typical values with standard footprints. Operating in the shaded area is not recommended.




Figure 5 - R_{ds ON} (mW) Vs Input Voltage (V)




Figure 6 - Normalised R_{ds ON} (%) Vs T_j (°C)




Figure 7 - Turn-ON Delay Time, Rise Time & Time to 130% final R_{ds(on)} Vs Input Voltage (V)




Figure 8 - Turn-Off Delay Time & Fall Time (us) Vs Input Voltage (V)




Figure 9 - Turn-ON Delay Time, Rise Time & Time to 130% final Rds(on) Vs IN Resistor (W)




Figure 10 - Turn-OFF Delay Time & Fall Time (us) Vs IN Resistor (W)




Figure 11 - Current lim. & Ishutdown (A) Vs V_{IN} (V)




Figure 12 - Over-current (A) Vs Temperature (°C)




Figure 13a - Max.Cont. Ids (A)
Vs Amb. Temperature (°C) - IPS022G




Figure 13b - Max.Cont. Ids (A)
Vs Amb. Temperature (°C) - IPS024G




Figure 14 - Ids (A) Vs Protection Resp. Time (s)
IPS022G/IPS024G




Figure 15a - Iclamp (A) Vs Inductive Load (mH)
IPS022G




Figure 15b - Max. Iclamp (A) Vs Inductive Load (mH) - IPS024G




Figure 16a - Transient Thermal Imped. ($^{\circ}\text{C}/\text{W}$) Vs Time (s) - IPS022G




Figure 16b - Transient Thermal Imped. ($^{\circ}\text{C}/\text{W}$) Vs Time (s) - IPS024G

International
IR Rectifier

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245 Tel: (310) 322 3331

IR GREAT BRITAIN: Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020

IR CANADA: 15 Lincoln Court, Brampton, Ontario L6T 3Z2 Tel: (905) 453-2200

IR GERMANY: Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590

IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111

IR FAR EAST: K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo, Japan 171 Tel: 81 3 3983 0086

IR SOUTHEAST ASIA: 1 Kim Seng Promenade, Great World City West Tower, 13-11, Singapore 237994 Tel: 65 838 4630

IR TAIWAN: 16 Fl. Suite D..207, Sec.2, Tun Haw South Road, Taipei, 10673, Taiwan Tel: 886-2-2377-9936

<http://www.irf.com/> Data and specifications subject to change without notice. 9/25/98